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Line Impedance Emulator:
Modeling, Control Design,
Simulation and Experimental
Validation
Marwa Ben Saïd-Romdhane, Sondes Skander-Mustapha
and Ilhem Slama-Belkhodja
Abstract
The variation of line impedance has always been a great concern for grid
operators and industrial users. The problem is that the reliability and quality of the
supplied power are influenced by this variation. Indeed, several standards and
grid requirements fix strict rules and rigorous standards when connecting or
disconnecting from the public grid. In this context, this chapter proposes a full
study of a line impedance emulator, which includes the power design and the
control. The line impedance emulator is useful for small scale laboratories that
develop distributed energy generation. Developed line impedance emulator is based
on a three-phase power converter. For these converters, different controls are
applied, including proportional integral and resonant controllers. For the generation
of voltage reference values that correspond to expected line impedance, two
algorithms are studied, namely, trigonometric functions-based algorithm and
voltage drop-based algorithm. The theoretical study is supported by simulation and
experimental results.
Keywords: power quality, distributed energy generation, microgrid,
line impedance emulation, resonant controller
1. Introduction
Nowadays, with the tremendous increase of distributed energy generation
(DEG), the concept of power quality (PQ) has become a growing concern for grid
operators around the world [1–4]. Many research teams working on this topic
are developing small or large-scale DEG laboratories (Figure 1) [3–9] as well as
algorithms for critical situations is the grid emulator. This grid emulator is also
used to confirm the compliance with standards and different grid codes [10–13].
This chapter covers one of the functionalities of the grid emulator, which is the
line impedance emulation. Indeed, line impedance deviation can be caused by
several circumstances, such as, a remote grid fault, or a connection disconnection of
a large load in the distribution network [14].
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The line impedance variation is able to considerably affect reactive power shar-
ing between parallel loads [15, 16], and it can also induce operation instability in
case of standalone microgrid [17, 19]. In addition, line impedance value has an
influence on the quality of voltage and line current in the point of common coupling
of the microgrid [19]. In another hand, tests introducing line impedance variation
are used for the compliance with many relevant standards especially those dealing
with anti-islanding.
This chapter explains in details the steps of the line impedance emulator design
based on power converters. Regarding line impedance emulation algorithm, refer-
ence voltage values are deduced in view of the phase shift with the input AC grid
voltage, according to the equipment under test (EUT) active and reactive power.
Presented emulator guarantee flexible tests with decoupled variation range of
impedance component.
This chapter first outlines modeling of line impedance emulator, followed by a
description of the control methodology for the overall, simulation results and
experimental validation are then developed.
2. Line impedance emulator presentation
The line impedance emulator is installed between the grid and the EUT and used
for the emulation of variable line impedance. The structure of the studied line
impedance emulator system is shown in Figure 2. It incorporates two power con-
verters joined by dc-link capacitor: an EUT side converter (EsC) and a grid side
converter (GsC). The GsC and the EsC are AC/DC and DC/AC converters, respec-
tively. To mitigate switching harmonics, an LCL filter is employed at the output of
the EsC. The EsC control aims to maintain the voltage through the LCL filter
capacitor Vc(abc) equal to the programmed references. The GsC has the intention of
regulating the system power factor (PF) and the voltage at the DC bus Vdc. As
presented in Figure 2, the line impedance emulator output Vout(abc) is equal to
Vc(abc), while its output Vin(abc) is considered comparable to the grid voltage Vg(abc).
The flowchart of the line impedance emulator process is given by Figure 3. The
first step of this flowchart consists in initializing the different functions and the
microcontroller peripherals such as the ADC, Timers and the General Purpose
Input/Output (GPIO) as well as the analog-to-digital conversion of the measured
Figure 1.
Example of a microgrid including line impedance emulators.
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voltages and currents. The next step is to control of the GsC. The objective of this
control is voltage at the DC bus regulation. In parallel with these steps, the imped-
ance emulation algorithm provides the capacitor voltage references Vc(a,b,c)
*
according to programmed impedance. Once Vdc is equal to its reference and the
capacitor voltage references Vc(a,b,c)
* are generated, the operator proceeds to the
control of the EsC. The desired line impedance is consequently achieved.
Figure 4 summarizes the different steps of the line impedance emulator design.
As mentioned, the first step consists in modeling the two power converters of the
line impedance emulator giving the system equations and transfer functions. After
that, the operator selects the appropriate control converters control in terms of
dynamic response, THD value, steady state error and sensitivity to perturbation and
parametric variation. In this chapter, the control of the line impedance emulator
converters employed resonant controllers and PI regulators. This choice is due to
Figure 2.
Power converter-based three-phase line impedance emulator.
Figure 3.
Line impedance emulator process flowchart.
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their simple use (tuning parameters and implementation), while ensuring simulta-
neously acceptable dynamic response, THD value and steady state error. Then, based
on the obtained system transfer functions, the control parameters are deduced. After
that, the operator should select the appropriate line impedance emulator algorithm. In
this chapter, two impedance emulator algorithms will be presented. The next step of
the design methodology consists in simulating the whole system including the power
converters, the control strategy and the line impedance emulation algorithm. When
the simulation results verify the proper system operation, the control will be
implemented on a digital board. The last step of the design methodology consists in
the experimental validation of the line impedance emulator.
3. Line impedance emulator modeling
The GsC power circuit single phase representation is depicted on Figure 5,
where Lg denotes the grid impedance. According to this figure, the GsC electric
equation in the abc reference frame is given by Eq. (1).
Ui ¼ Vg  Lg
dig
dt
(1)
The EsC power circuit single phase representation is given by Figure 6. Based on
this Figure, the equations related to the EsC are given by Eq. (2), Eq. (3), Eq. (4)
and Eq. (5). The obtained single phase simplified block diagram of the LCL-EsC is
depicted on Figure 7.
Figure 4.
Methodology of the design of a line impedance emulator.
Figure 5.
GsC power circuit.
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i1 ¼
V i  Vc
sL1
(2)
i1 ¼ i2 þ ic (3)
Vc ¼
ic
sCf
(4)
i2 ¼
Vc  VE
sL2
(5)
4. Line impedance emulation control
4.1 Grid side converter control
Figure 8 shows the GsC control. It incorporates two control loops. The internal
loop controls in the abc reference frame the grid currents ig(abc) and it is based on
Figure 6.
EsC power circuit single phase representation.
Figure 7.
LCL-EsC simplified block diagram.
Figure 8.
Block diagram of GsC control.
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resonant controller. The external loop regulates, via a PI regulator, the voltage at the
DC bus Vdc and provides grid current reference on d axis igd
*. The grid current
reference on the q axis igq* is selected to have the desired PF. For the abc grid current
reference components ig(abc)*, they are obtained via the application of Park trans-
formation to igd* and igq*. In the following, the tuning of the PI and the resonant
controller parameters will be detailed.
4.1.1 Tuning of the PI regulator of the voltage at the DC bus
Based on Figure 9, the current idc at the output of the GsC is expressed as in
Eq. (6). By applying the Laplace transform to Eq. (6), Eq. (7) is obtained.
idc ¼ ic þ is ¼ C
dVdc
dt
þ is (6)
Vdc ¼
1
Cs
idc  isð Þ (7)
Since the current idc is instantaneously equal toig and the current regulation loop
time constant is insignificant compared to the one of the DC bus voltage regulation
loop, Figure 9 gives simplified DC bus voltage regulation loop block diagram.
The transfer function of the PI regulator is given by Eq. (8). Based on this
equation and neglecting the load current is, the closed-loop transfer function of the
Vdc control is given by Eq. (9).
Gc sð Þ ¼
i ∗dc
ΔVdc
¼ Kpdc þ
Kidc
s
(8)
Vdc
V ∗dc
¼
Kpdc
C sþ
Kidc
C
s2 þ
Kpdc
C sþ
Kidc
C
¼
Kpdc
C sþ
Kidc
C
s2þ 2ξcωncsþ ω2nc
(9)
The transfer function of Eq. (9) is a second-order system whose denominator
can be written in the canonical form of a second-order system given by the right-
hand side of Eq. (9). By identifying the terms of Eq. (9), the obtained transfer
function is characterized by a damping ratio ξc and a natural frequency of oscillation
ωnc that satisfy Eq. (10) and Eq. (11).
2ξcωnc ¼
Kpdc
C
(10)
ω2nc ¼
Kidc
C
(11)
Figure 9.
DC bus voltage regulation loop simplified block diagram.
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Then, the form and the dynamics of the response of the DC bus voltage Vdc are
imposed by setting the natural frequency of the oscillations ωnc and a damping
coefficient ξc. Thus, the gains Kpdc and Kidc can be obtained based on equations
Eq. (12) and Eq. (13).
Kpdc ¼ 2Cξcωnc (12)
Kpdc ¼ Cω
2
nc (13)
4.1.2 Tuning of the resonant controller of the grid side current
The use of the PWM makes it possible to have a fundamental of the voltage Ui
equal to its reference Ui
*. Thus, based on Eq. (1), we obtain the simplified
single-phase block diagram the grid side regulation loop given by Figure 10.
Considering Figure 10, the closed-loop system transfer function (Tcig) is given
by Eq. (14).
Tcig sð Þ ¼
ig sð Þ
i ∗g sð Þ  ig sð Þ
¼
Kpigs2 þ Kiigsþ Kpigω20
Lgs3 þ Kpigs2 þ Lgω20 þ Kiig
 
sþ Kpigω20
(14)
For the synthesis of the resonant controller parameters, we consider the pole
placement method and more precisely the Naslin criterion [20–21]. The n order
polynomial of this criterion is expressed by Eq. (15).
PNaslin sð Þ ¼ n0 1þ sτ þ s2
τ2
α
 
þ s3
τ3
α3
 
þ ::… þ sn
τn
αn n1ð Þ=2
  
(15)
From Eq. (14), we deduce the system characteristic polynomial given by
Eq. (16).
Pig sð Þ ¼ Lgs
3 þ Kpigs
2 þ Kiig þ Lgω
2
0
 
sþ Kpigω
2
0 (16)
The identification between the system characteristic polynomial Pig and the
second order Naslin polynomial makes it possible the deduction of resonant con-
troller parameters Kpig, et Kiig as shown in Eq. (17) and Eq. (18).
Kpig ¼ Lg
α2
τ
(17)
Kiig ¼ Lg
α3
τ2
 ω20
 
¼ Lg α
2  1
 
ω20 (18)
Figure 10.
Grid current regulation loop simplified block diagram.
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4.2 EUT side converter control
The control based on resonant controller for the EsC is depicted on Figure 11.
This control includes an external and an internal loops. The external one controls
the voltages through the filter capacitor Vc(a,b,c). The internal one controls the
inverter side current i1(a,b,c) and generates then the inverter voltages references
Vi(a,b,c). For the external loop, a resonant controller is adopted. For the internal
loop, the resonant controller is replaced by a constant gain (G) in order to ensure a
faster loop than the external one. In the following, the tuning of the resonant
controller parameters will be detailed and discussed in order to ensure good control
performances.
4.2.1 Tuning of the resonant controller of the voltage through the LCL filter capacitor
For reasons of simplification, it is assumed that the internal loop of the current is
faster than the external loop of the voltage. Thus, we can approximate it equal to the
unity by associating the PWM function. Consequently, the block diagram of the
voltage regulation loop is given by Figure 12.
Hence, the closed loop system transfer function (Tc) is given by Eq. (19).
Tc sð Þ ¼
Vc
V ∗c
¼
a2cs
2 þ a1csþ a0c
Cf s3 þ a2cs2 þ Cfω
2
0 þ a1c
 
sþ a0c
(19)
Figure 11.
Block diagram of the EsC control.
Figure 12.
Voltage regulation loop simplified block diagram.
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The method chosen for the computation of the resonant controller parameters is
based on the generalized stability criterion [22]. In this case, the n order polynomial
is expressed as in Eq. (20).
PGSC sð Þ ¼ λ sþ rð Þ
Yn
i¼1
sþ rþ jωið Þ sþ r jωið Þ½ 
λ, r,ωi ∈ℜ; i, n∈Nf g
(20)
On the other hand, based on Eq. (19), the system characteristic polynomial Pc is
given by Eq. (21).
Pc sð Þ ¼ Cf s
3 þ a2cs
2 þ Cfω
2
0 þ a1c
 
sþ a0c (21)
The identification of Pc and second order generalized stability criterion polyno-
mial allows the deduction of the resonant controller parameters as shown in
Eq. (22).
a2c ¼ 3rcλc
a1c ¼ λc 3r2c þ ω
2
i
 
 Cfω
2
0
a0c ¼ λc r3c þ rcω
2
i
 
Avec λc ¼ Cf
8>><
>>:
(22)
4.2.2 Tuning of the gain of the current i1
The simplified internal current regulation loop block diagram is given by
Figure 13.
Hence, the transfer function of the closed-loop system Ti1(s) is given by
Eq. (23).
Ti1 sð Þ ¼
i1 sð Þ
i ∗1 sð Þ
¼
1
L
G sþ 1
¼
1
1þ τcs
where τc ¼
L1
G
(23)
G is chosen so that the real part of the inverse of the closed-loop time constant
(1/τc) is greater than the stability margin chosen for the synthesis of the voltage
external loop in order to ensure that the internal loop is faster than the external one.
5. Line impedance emulation algorithms
In this section, two methods of the line impedance emulator algorithm synthesis
are presented: the trigonometric functions-based algorithm and the voltage
drop-based algorithm.
Figure 13.
Current regulation loop simplified block diagram.
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5.1 Trigonometric functions-based algorithm
The impedance emulation conception is based on the phasor diagram depicted
on Figure 14 According to this Figure, the apparent power S is expressed as in
Eq. (24).
S ¼ VgI
∗ ¼ Vg
Vg  Vc
Z
 
∗
¼
Vg
2
Z
ejθ 
VgVc
Z
ej θþδð Þ (24)
According to Figure 14, the reactive power Q and active power P are given by
Eqs. (25) and (26), respectively. These equations allow the deduction of tanδ and
the voltage magnitude Vout given, respectively, by Eqs. (27) and (28). On the other
hand, the Q and P can be also written as a function of αβ output current and voltage
components as shown in Eqs. (29) and (30), respectively.
Q ¼
Vg
R2 þ X2
RVc sin δþ X Vg  Vc cos δ
  
(25)
P ¼
Vg
R2 þ X2
R Vg  Vc cos δ
 
þ XVc sin δ
 
(26)
tanδ ¼
PX QR
V2g  PX þQRð Þ
(27)
Vc ¼
PX  QR
Vg sin δ
(28)
Q ¼
3
2
Vcβi2α þ Vcαi2β
 
(29)
P ¼
3
2
Vcαi2α þ Vcβi2β
 
(30)
Figure 15 shows the trigonometric-based line impedance emulation algorithm. The
first step consists in measuring the grid voltage Vg(a,b,c) and computing its RMS value.
From the obtained value, we compute the phase shifting δ relatively to the grid voltage.
After that, the emulated impedance is computed based on the previous equations.
5.2 Voltage drop-based algorithm
This algorithm is based on a voltage drop Vv that matches with the emulated line
impedance Z as shown in Figure 16 This voltage is a function of programmed
inductance and resistance variations as presented in Eq. (31). The voltage drop-
based line impedance emulator algorithm is presented in Figure 17.
Vv ¼ Zi2 ¼ Rþ jXð Þi2
Figure 14.
Line impedance and phasor diagram.
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6. Simulation and discussion
Simulation tests were performed under PSIM software. The proposed control
was applied to a 20kVA line impedance emulator. Table 1 gives the line impedance
emulator parameters. In Figure 18 is presented the Vdc response to a step reference
of 100 V. Based on this result, the steady state error of the Vdc voltage becomes null
in the steady state, which prove that this voltage is well regulated. Figure 19 shows
that the voltage Vc(abc) is well regulated in both transient and steady state operation
even reference magnitude change at 0.9 s. To show the voltage drop-based line
impedance emulation algorithm performances, a control scenario is presented in
Figure 20. This scenario consists in imposing in the interval [0, 1 s] equivalent real
impedance in series with L2 and in the interval [1 s, 1.5 s] the line impedance
emulator is activated. Figure 21 shows results for a line impedance Z characterized
by X = 1.5 Ω and R = 1 Ω in case of real and emulated impedance. As shown in this
figure, the same current value is generated for real and programmed line
impedances.
Figure 15.
Line impedance emulator algorithm-based trigonometric functions.
Figure 16.
Voltage drop line impedance emulator principle.
Figure 17.
Reference voltage according to fixed line impedance.
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Description Symbol Value Unit
Nominal voltage line-line Vg 400 V
GsC nominal power SGsCnom 20 kVA
EsC nominal power SEsCnom 20 kVA
LCL filter Converter side inductor L1 2 mH
EUT side filter inductor L2 2 mH
Capacitor Cf 30 μF
Switching frequency fs 10 kHz
Table 1.
Line impedance emulator parameters.
Figure 18.
Vdc response to a step reference of 100 V.
Figure 19.
Line impedance emulator output in case of voltage reference magnitude change.
Figure 20.
Simulation control scenario.
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7. Experimental validation
Figures 22 and 23 show the experimental prototype and the test bench for the line
impedance emulator. It includes (1) an auto transformer used in order to vary the
voltage peak magnitude; (2) an L filter (composed of three inductors (20 mH/20A)
Figure 21.
System output for real and programmed impedance for X = 1.5 Ω and R = 1 Ω.
Figure 22.
Experimental prototype.
Figure 23.
Experimental test bench.
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with 0.3 Ω internal resistors; (3) a 20 kVA AC/DC converter (GsC); (4) a dc-link
capacitor (1100 μF/800 V); (5) a 20 kVA DC/AC converter (EsC); (6) an LCL filter
(composed of three inductors (2 mH/10 A) with 0.1 Ω internal resistors, three
capacitors (4 μF/400 V) and three inductors (2 mH/10A) with 0.1 Ω internal resis-
tors); (7) a measurement board (LEM LA55 and LEM LV25 for currents and voltage
measuring, respectively); and (8) the STM32F4-Discovery digital solution. It is worth
noting here that two STM32F4-Discovery cards were used in the experimental test
bench; the first one is dedicated to the GsC control and the second one is dedicated to
the EsC control.
For both GsC and EsC controls, the switching frequency was fixed equal to
10 kHz. For experimental tests, the switching frequency is equal to 10 kHz, the
voltage at the DC bus Vdc is initially charged at 55 V. Figure 24 presents the voltage
at the DC bus Vdc response. As shown is this figure, Vdc is well controlled during
steady state operation. Figure 25 presents the response of the line impedance
emulator output for a reference change from 20 to 10 V. This test shows that the
EsC control ensures an acceptable dynamic response and it is well controlled at
steady state. Figure 26 presents the line impedance emulator input and the output
that matches with various values of line impedance.
Figure 24.
DC bus measured voltage and reference values.
Figure 25.
Emulator output voltage Vc(abc) for voltage reference change from 20 to 10 V.
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8. Conclusion
In this chapter, line impedance emulator was studied. This equipment is used in
small scale laboratories studying distributed energy generation. It ensures power
tests with variable line impedance. Presented line impedance emulator is based on
two power converters connected via a dc-link capacitor. Theoretical study is
detailed and validated by simulation and experimental tests. The proposed study
describes in detail the control design of each power converter. In addition, two
variants of line impedance emulator algorithms were synthesized. To prove the
efficiency of the presented study, a test with a real impedance and an emulated one
was performed and obtained results show the similarity of system responses with
both equipment.
Acknowledgements
This work was supported by the Tunisian Ministry of High Education and
Research under Grant LSE-ENIT-LR 11ES15.
Figure 26.
Line impedance emulator input Vina and output Vouta for different values of R and L.
15
Line Impedance Emulator: Modeling, Control Design, Simulation and Experimental Validation
DOI: http://dx.doi.org/10.5772/intechopen.90081
Author details
Marwa Ben Saïd-Romdhane1*, Sondes Skander-Mustapha1,2
and Ilhem Slama-Belkhodja1
1 Université de Tunis El Manar, Ecole Nationale d’Ingénieurs de Tunis, Laboratoire
des Systèmes Electriques, LR11ES15, Tunis, Tunisie
2 Université de Carthage, Ecole Nationale d’Architecture et d’Urbanisme,
Sidi Bou Said, Tunisie
*Address all correspondence to: marwa.bensaidromdhane@enit.utm.tn
©2020TheAuthor(s). Licensee IntechOpen. This chapter is distributed under the terms
of theCreativeCommonsAttribution License (http://creativecommons.org/licenses/
by/3.0),which permits unrestricted use, distribution, and reproduction in anymedium,
provided the original work is properly cited.
16
Numerical Modeling and Computer Simulation
References
[1] Ahuja H, Kumar P. A novel approach
for coordinated operation of variable
speed wind energy conversion in smart
grid applications. Computers &
Electrical Engineering. 2019;77:72-87.
DOI: 10.1016/j.compeleceng.2019.
05.004
[2] Bollen MHJ. Power quality concerns
in implementing smart distribution-grid
applications. IEEE Transactions on
Smart Grid. 2017;8:391-399. DOI:
10.1109/TSG.2016.2596788
[3] Titmus P, Strickland D, Cross A. Low
cost laboratory micro-grid hardware
and control for electrical power systems
teaching. In: 2017 19th European
Conference on Power Electronics and
Applications, EPE 2017 ECCE Europe,
2017–January, 1–10. 2017. DOI:
10.23919/EPE17ECCEEurope.
2017.8098945
[4] Twaha S, Ramli MAM. A review of
optimization approaches for hybrid
distributed energy generation systems:
Off-grid and grid-connected systems.
Sustainable Cities and Society. 2018.
DOI: 10.1016/j.scs.2018.05.027
[5] Skander-Mustapha S, Jebali-Ben
Ghorbal M, Said-Romdhane MB,
Miladi M, Slama-Belkhodja I. Grid
emulator for small scale distributed
energy generation laboratory.
Sustainable Cities and Society. 2018;43:
325-338. DOI: 10.1016/j.scs.2018.09.007
[6] Skander-Mustapha S, Ghorbal MJ,
Miladi M, Slama-Belkhodja I. Load
analysis effect on grid fault emulator.
International Renewable Energy
Congress. 2018:1-6. DOI: 10.1109/
IREC.2018.8362551
[7] Said-Romdhane MB, Skander-
Mustapha S, Slama-Belkhodja I.
Enhanced real time impedance
emulation for microgrid equipments
testing and applications. International
Renewable Energy Congress. 2019:1-6.
DOI: 10.1109/IREC.2019.8754577
[8] Espinoza JL, Gonzalez LG,
Sempertegui R. Micro grid laboratory as
a tool for research on non-conventional
energy sources in Ecuador. In: 2017
IEEE International Autumn Meeting on
Power, Electronics and Computing,
ROPEC 2017, 2018–January (ROPEC).
2018. pp. 1-7. DOI: 10.1109/
ROPEC.2017.8261615
[9] Patrascu C, Muntean N, Cornea O,
Hedes A. Microgrid laboratory for
educational and research purposes. In:
IEEE 16th International Conference on
Environment and Electrical Engineering
(EEEIC). 2016
[10] Requirements for the Connection of
Micro-Generators in Parallel with Public
Low Voltage Distribution Networks.
European Standard EN 50438; 2007
[11] Swiss Grid. Transmission
Code 2013. [Online]. 2013. Available at:
https://www.strom.ch/fileadmin/user_
upload/Dokumente_Bilder_neu/010_
Downloads/Branchenempfehlung/
Document_de_la_branche_TC_2013.pdf
[12]Nordel. Nordic Grid Code 2007
edition. 2007 [online]. Available at:
https://www.entsoe.eu/fileadmin/user-
upload/-library/publications/nordic/
planning/070115-entsoe-nordic-
NordicGridCode.pdf
[13] E. On Netz, Grid Code: High and
Extra High Voltage. 2006 [Online].
Available at: http://www.eonnetz.com/
pages/ehn-de/Veroeffentlichungen/
Netzanschluss/Netzanschlussregeln/
ENENARHS2006eng.pdf
[14] Timbus AV, Rodriguez P,
Teodorescu R, Ciobotaru M. Line
impedance estimation using active and
reactive power variations. 2007 IEEE
Power Electronics Specialists
17
Line Impedance Emulator: Modeling, Control Design, Simulation and Experimental Validation
DOI: http://dx.doi.org/10.5772/intechopen.90081
Conference, Orlando, FL; 2007.
pp. 1273-1279. DOI: 10.1109/PESC.
2007.4342176
[15] Tuladhar A, Hua J, Unger T,
Mauch K. Control of parallel inverters in
distributed AC power systems with
consideration of line impedance effect.
IEEE Transactions on Industry
Applications. Jan.-Feb. 2000;36(1):
131-138. DOI: 10.1109/28.821807
[16] Ye P, He J, Wang G, Li S, Sun F,
Han Y, et al. An improved droop control
strategy for parallel inverters in
microgrid. In: IEEE Conference on
Energy Internet and Energy System
Integration (EI2). 2017. DOI: 10.1109/
EI2.2017.8245514
[17] Raj D, Chethan, Gaonkar DN,
Guerrero JM. Improved P-f/Q-V and
P-V/Q-f droop controllers for parallel
distributed generation inverters in AC
microgrid. Sustainable Cities and
Society. 2018. DOI: 10.1016/j.
scs.2018.04.026
[18]He J, Du L, Liang B, Li Y, Wang C.
A coupled virtual impedance for parallel
AC/DC converter based power
electronics system. IEEE Transactions
on Smart Grid. May 2019;10(3):
3387-3400. DOI: 10.1109/
TSG.2018.2825383
[19] Phan VT, Lee HH. Control strategy
for harmonic elimination in stand-alone
DFIG applications with nonlinear loads.
IEEE Transactions on Power
Electronics. 2011;26(9):2662-2675
[20] Bacca S, Munteanu I, Bratcu AI.
Power Electronic Converters Modeling
and Control. London, England:
Springer-Verlag; 2014:257-261
[21]Hautier JP, Guillaud X,
Vandecasteele F, Wulveryck M.
Contrôle de grandeurs alternatives
par correcteur résonant. Revue
Internationale de Génie Électrique.
1999;2:163-183
18
Numerical Modeling and Computer Simulation
